It takes a finite time for the top transistor to open and the bottom one to close (or vice versa) and during this transition both transistors are briefly partly open, causing a brief current spike. It is very short, lasting a tiny fraction of the clock pulse length, but it is non-zero. Furthermore, the input of the next gate acts as a tiny capacitor which needs charging or discharging every time the logical state changes.